石鑫华视觉 发表于 2023-5-9 14:32:35

LabVIEW 8.5 FPGA Module Win32Eng LabVIEW8.5FPGA模块LVFPGA85英文版

LabVIEW 8.5 FPGA Module Win32Eng LabVIEW8.5FPGA模块LVFPGA85英文版

NI LabVIEW FPGA模块可帮助您开发和调试自定义硬件逻辑,并部署到NI FPGA硬件上。
LabVIEW FPGA是LabVIEW的一个软件附件,您可以通过高度集成的开发环境、IP库、高保真模拟器和调试功能,更高效地设计基于FPGA的系统。您可以创建FPGA VI,将I/O直接访问与用户定义的LabVIEW逻辑相结合,为数字协议通信、硬件在环仿真和快速控制原型等应用定义自定义硬件。虽然LabVIEW FPGA模块包含许多内置信号处理程序,但您也可以集成现有的硬件描述语言(HDL)代码以及第三方IP。

FPGA从2018版开始,提供64位版本和32位版本。而之前的则只有32位版本。64位版本的,仅有英文版。而32位版本的,则通常会有英文版、日文版、中文版等。本论坛大部分的日文版不提供下载(有少数几个没有找到中文版的有提供日文版)。部分年代版本的,则没有中文版的资源,请使用英文版。

Windows系统下(Linux和MAC系统下请自行了解清楚)NI的各种软件、模块、工具包、驱动程序,使用NI许可证管理器来激活的,绝大部分的都可以使用NI Lincense Activator来激活:NI序列号Serial Number生成激活工具NI License Activator,LabVIEW/VBAI/VDM/VAS等软件模块工具包破解工具不限版本http://visionbbs.com/thread-490-1-1.html

视觉论坛的各种NI资源,除了视觉相关的模块有使用外,大部分的都不会使用,仅提供资源不提供技术支持。资源的下载地址一般会同时提供NI官方和百度网盘的地址。某些工具包NI地址失效或没有NI地址,只能使用百度网盘地址;如果百度网盘地址失效过期,可联系论坛客服更新。NI的服务器在美国,有时候速度很慢或下载容易出错,这样会造成安装时各种错误而无法安装。建议在下载完成后,对下载资源做校验和(NI一般会提供MD5或SHA256等)验证,与官方或视觉论坛提供的校验和对比,一致就可以安装;如不一致,则需要重新下载。视觉论坛早期下载上传的资源,基本上都是正常下载的资源;2019后下载的资源,都与NI的正确校验和对比过,保证是正确的资源才上传到百度网盘。校验和工具下载地址:文件Hash计算器FHash,文件校验和验证下载文件正确性验证,MD5值计算、SHA1值计算、SHA256值计算、CRC32值计算http://visionbbs.com/thread-26524-1-1.html

NI LabVIEW 8.5 FPGA Module
文件名: NI LabVIEW 8.5 FPGA Module CD1.zip
文件大小: 453953849 字节 (432.92 MB)
修改日期: 2023-05-09 11:40
MD5: 2915144ea283f88f88425bfe089b9d16
SHA1: a516c15efc8ed787a79ad4d97c85f0fd2649f204
SHA256: bed60bb700c0fe5b98e81d869395a0138f93af0a47000778d8aa3da2219d3f32
CRC32: 45b6c0a6

文件名: NI LabVIEW 8.5 FPGA Module CD2.zip
文件大小: 591304288 字节 (563.91 MB)
修改日期: 2023-05-09 11:41
MD5: 8ccd5b98c61007e6158ed26e57039168
SHA1: 4d7909b2c89c0bd14039b4888e077a8476abfd19
SHA256: ff02796165a199f7b61b670d3bcf5a942124aaaacee0797c60d8d7a88255d90e
CRC32: 25ae38fc

百度网盘下载地址:
请注册登录机器视觉论坛账号,购买附件查看下载地址


NI LabVIEW 8.5 FPGA Module ReadmeAugust 2007ni.com/supportThis file contains important last-minute information about the LabVIEW 8.5 FPGA Module.Supported PlatformsThe LabVIEW 8.5 FPGA Module supports the following platforms:
[*]Windows 2000 Professional (Service Packs 2, 3, and 4)
[*]Windows XP Professional (Service Packs 1 and 2)
[*]Windows Vista Business. However, the Xilinx tools do not officially support Windows Vista. National Instruments obtained permission from Xilinx to allow LabVIEW FPGA Module customers to use the tools on Windows Vista, with the disclaimer that Xilinx will not be able to fix any bugs found that are specific to the Windows Vista OS. National Instruments tested the Xilinx tools, as they are used by the LabVIEW FPGA Module, and did not find any issues related to Windows Vista. If you encounter problems with the Xilinx tools specific to Windows Vista, you might be required to compile using Windows XP or Windows 2000. National Instruments will not be liable for any problems or issues related to the use of Xilinx tools with Windows Vista.
InstallationYou must install LabVIEW 8.5 before you install the FPGA Module 8.5. Refer to the LabVIEW FPGA Module Release and Upgrade Notes for more information about installation instructions. The LabVIEW FPGA Module Release and Upgrade Notes is included as a booklet with the kit. You also can access this document directly from the installation CD or after installation by selecting Help»Search the LabVIEW Help in LabVIEW and navigating to the FPGA Module»FPGA Module Related Documentation topic on the Contents tab.Known IssuesThe following sections describe known issues at the time of the FPGA Module 8.5 release. Refer to the Knowledge Base at ni.com for the most recent information about known issues.Installation Issues
Issues with Importing FPGA Module 1.x Files
General Issues
Host VI Issues
Documentation IssuesInstallation Issues
[*]TCP must be installed—Most Windows installations have TCP installed. The LabVIEW FPGA Module communicates with the LabVIEW FPGA Compile Server through TCP. If TCP is not installed, LabVIEW returns the Error Contacting Server message when it attempts to contact the LabVIEW FPGA Compile Server. Refer to the Knowledge Base for more information about manually installing TCP support.
[*]Slow installation/uninstallation progress—If you click the Modify button in the National Instruments Software dialog box, available in the Add or Remove Programs utility, after you install the LabVIEW FPGA Module, the installer can take up to 10 minutes to initialize without any change in the progress indicator bar.
[*]Incorrect mutation—You must install LabVIEW 8.5 and then the FPGA Module 8.5 before you mass compile existing VIs. If you mass compile existing VIs before you install the FPGA Module 8.5, the following VIs might have mutation issues: Sine Wave Generator, Discrete Delay, Quantizer, Saturation Add, Saturation Subtract, Saturation Multiply, Look-Up Table 1D, Analog Period Measurement, Butterworth Filter, FIFO Read, FIFO Write, HDL Interface Node, Open FPGA VI Reference, Read/Write Control, Call VI, Close FPGA VI Reference, Invoke Method, Up Cast, FPGA I/O Method Node, and FPGA I/O Property Node.
Issues with Importing FPGA Module 1.x Files
[*]Import utility changes the size of FPGA FIFOs that use block RAM—The import utility causes the FPGA FIFOs using block memory to change size. Right-click the FPGA FIFO in the Project Explorer window and select Properties from the shortcut menu to view the newly configured depth of the FIFO.
[*]Imported host VI broken—The host VI might import improperly to LabVIEW 8.5 if any of the following conditions apply: you use constants for the HW Exec Ref parameter on the block diagram, you use Call By Reference Nodes that pass the HW Exec Ref parameter, or you use strict type definitions of the HW Exec Ref parameter with property nodes to get or set their value. Open the host VI and manually replace all instances of the HW Exec Ref that are broken with the new HW Exec Ref from the Open FPGA VI Reference function.
[*]Imported FPGA VI broken—The FPGA VI might import improperly to LabVIEW 8.5 if any of the following conditions apply: you have multiple aliases pointing to the same resource or you have aliases with the same name that point to different resources. Edit the resources in the Project Explorer window.
[*]Importing FPGA Module 1.0 VIs broken due to missing flag for Autopreallocate arrays and strings—An FPGA VI created with the FPGA Module 1.0 might be broken after importing the VI to LabVIEW 8.5. Make sure that a checkmark appears in the Autopreallocate arrays and strings checkbox. You can find the checkbox by navigating to the Execution category of the VI Properties dialog box for the FPGA VI.
[*]Import utility replaces Abort method with Reset method—A host VI created with the FPGA module 1.x might have used the Abort method with an Invoke Method function or as part of the Close FPGA VI Reference. The import utility replaces the Abort method with the Reset method. The Abort method in the FPGA Module 1.x reset the FPGA VI to default values. The Reset method in the FPGA Module 8.5 resets the FPGA VI to default values. In the FPGA Module 8.5, the Abort method stops the FPGA VI but does not reset the values to their default values. By replacing the Abort method with the Reset method, the import utility preserves behavior of your program. No action on your part is necessary.
General Issues
[*]Windows XP Service Pack 2 displays security alert when you launch the LabVIEW FPGA Compile Server—If you have Windows XP Service Pack 2 installed, a security alert dialog box appears when you launch the LabVIEW FPGA Compile Server for the first time. If you select the Keep blocking this program option, the LabVIEW FPGA Compile Server cannot accept incoming connections from a remote computer. Select Unblock this program, despite the security risk to configure your computer to launch the LabVIEW FPGA Compile Server without any changes in server functionality. Refer to the KnowledgeBase for more information about correcting this problem.
[*]FPGA FIFO reset behavior—When you use an FPGA target emulator, FPGA FIFOs reset when the VI is stopped and then started again. When you use an FPGA target with Interactive Front Panel Communication, FPGA FIFOs do not reset when the FPGA VI is stopped and then started again. To reset the FIFO, right-click the FPGA target in the Project Explorer window and select Download from the shortcut menu. When you control an FPGA VI using Programmatic FPGA Interface Communication, use the Close FPGA VI Reference function with the Close and Reset shortcut menu option selected or the Invoke Method with the Reset method selected to reset FPGA FIFOs.
[*]Multiplying fixed-point data might not meet 40 MHz timing—If you use the Multiply function with inputs above 32 bits that contain fixed-point data, the function might not meet 40 MHz timing requirements. You can place the Multiply function inside a single-cycle Timed Loop that is configured at a lower clock rate.
[*]Saving to LabVIEW 8.0—The FPGA Module 8.5 does not support saving to LabVIEW 8.0. You can save to LabVIEW 8.2 and then save to LabVIEW 8.0.
Host VI Issues
[*]Host VIs with VISA name controls—The Open FPGA VI Reference function no longer supports VISA name controls. When you open an existing host VI that uses a VISA name control, the FPGA Module includes a Concatenate Strings function on the block diagram to allow the VI to work with the Open FPGA VI Reference function, which requires an NI-RIO name control. You can remove the Concatenate Strings function if you change the VISA name control to an NI-RIO name control.
[*]Opening host VIs that include the FPGA Interface functions take several minutes to open—Host VIs that contain the FPGA Interface functions might take a long time to open because the FPGA Interface functions need several support files to manage the interface with FPGA VIs. The FPGA Interface functions also verify the status of the FPGA VI when you open the host VI.
[*]Disable legacy USB support on PXI Embedded Real-Time controllers—You must disable Legacy USB Support in the BIOS of PXI Embedded Real-Time controllers when you use the FPGA Interface functions. Specific controllers affected are the PXI-817x controllers and any other third-party systems that use the PhoenixBIOS. Failure to disable Legacy USB Support can result in the Open FPGA VI Reference function failing to download the FPGA VI without returning an error. Subsequent reads using the Read/Write Control function return values where all bits of the data type are set to 1 without an error. National Instruments also recommends disabling Legacy USB Support when you use the LabVIEW Real-Time Module to reduce jitter. Disable Legacy USB support by configuring the BIOS of the controller. Refer to the Configuring RT Target Settings topic in the LabVIEW Help for information about configuring the BIOS.
Documentation Issues
[*]Support for 64-bit Windows Vista—The LabVIEW FPGA Module Release and Upgrade Notes lists only the 32-bit version of Windows Vista as supported. However, the FPGA Module also supports the 64-bit version of Windows Vista.
[*]Default for host part of FIFOs—The Transferring Data Between the FPGA and the Host VI topic in the LabVIEW Help states "If you do not specify the size of the host computer part of the FIFO in the host VI, the host computer part size defaults to twice the size of the FPGA part of the FIFO." However, the default is actually 10,000 elements.
Bug FixesThe following items are the IDs and titles of a subset of issues fixed in the FPGA Module 8.5.
Bug IDFixed Issue
478E06KQCode generation error from memory, FIFO, and FPGA I/O items if item name in Project Explorer window changes case while the VI is out of memory.
496932KQFPGA VI needs to be saved every time it is opened.
48GMNK8RFPGA case structure doesn't work when signed negative numbers or 64-bit numbers are connected to case selector.
47RCEBLJHost interface can't read an FPGA indicator that is a typedef in a library.
43J8K1LJInteractive mode does not update front panel control as expected.
3X8HQKLJCompile fails when HDL Interface Node references a .vhd file that has repetitious library.
3V57R3LJObjects with embedded shift registers should allow the user to set an initial value.
3KP5PPTPUnable to pass occurrence to subVI.
Copyright© 2007 National Instruments Corporation. All rights reserved.Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.TrademarksNational Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the Terms of Use section on ni.com/legal for more information about National Instruments trademarks.Xilinx® is a registered trademark of Xilinx, Inc.Other product and company names mentioned herein are trademarks or trade names of their respective companies.PatentsFor patents covering the National Instruments products, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your CD, or ni.com/patents.

页: [1]
查看完整版本: LabVIEW 8.5 FPGA Module Win32Eng LabVIEW8.5FPGA模块LVFPGA85英文版

LabVIEW HALCON图像处理入门教程(24.09)
石鑫华机器视觉与LabVIEW Vision图像处理PDF+视频教程11种全套
《LabVIEW Vision函数实例详解2020-2024》教程-NI Vision所有函数使用方法介绍,基于NI VISION2020,兼容VDM21/22/23/24